

Substitute for form 1449/PTO			Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)			Application Number	09/624,716	
			Filing Date	July 25, 2000	
			First Named Inventor	Gi Joon Nam	
			Group Art Unit	2756	
			Examiner Name	Not Yet Known	
Sheet	1	of	1	Attorney Docket Number	X-633 US

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	✓	J. P. M. Silva and K. A. Sakallah, "GRASP—A New Search Algorithm for Satisfiability", The University of Michigan, Computer Science and Engineering Division, Ann Arbor, Michigan CSE-TR-292-96, April 10, 1996, pp. 79-87.	
	✓	C. Y. Lee, "An Algorithm for Path Connections and its Applications," IRE Transactions on Electronic Computers, Vol. EC-10, 1961, pp. 346-365.	
M.K	✓	L. McMurchie and C. Ebeling, "PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs," Proc. ACM/SIGDA Int. Symposium on Field Programmable Gate Arrays, 1995, pp. 111-117.	
M.K	<	Carl Ebeling et al., "Placement and Routing Tools for the Triptych FPGA," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 3, No. 4, December 1995 pp. 473-482.	
M.K	<	G.J. Nam et al., "Resource-Based FPGA Routability Checking Via Boolean Satisfiability," available from Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.	
M.K	✓	G.J. Nam et al., "Satisfiability-based FPGA Detailed Routing," Proceedings of the International Conference on VLSI, January 1999 India	
M.K	✓	G.J. Nam et al., "Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT," Proceedings ACM International Symposium on FPGAs, February 1999	
M.K	✓	R. Glenn Wood and Rob A. Rutenbar, "FPGA Routing and Routability Estimation Via Boolean Satisfiability," Proceedings ACM International Symposium on FPGAs, February 1997	

Examiner Signature	<i>Mitch K...</i>	Date Considered	Aug 19/03
-----------------------	-------------------	--------------------	-----------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.